

FIG. 1A







FIG. 1B



FIG_2



FIG_3A



FIG_3B





FIG - 4



SECTOR PARTITION

FIG-5




FIG - 6




FIG - 7




FIG. 8

7/23




FIG. E9




FIG. E10




FIG. E11

8/23




FIG. 12.

9/23




FIG. 13

10/23




FIG. 14.




FIG. 15A





FIG. 16A




FIG. 16B




FIG. 17A

13/23




FIG. 9B, 17B

14/23




FIG. 17C




FIG. 18

15/23




FIG. 19




FIG. 20A




FIG. 21A

17/23




FIG. 21B




FIG. 21C

18/23




FIG. 20B





FIG. 21D


19/23



READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL

FIG. 22.

20/23



PROGRAM ALGORITHM

FIG. 23

21/23




FIG. 24

22/23




FIG. 25

23/23

	SELECTED CONTROL GATE V_{CG}	DRAIN V_D	SOURCE V_S	ERASE GATE V_{EG}
READ	V_{PG}	V_{REF}	V_{SS}	V_E
PROGRAM	V_{PG}	V_{PD}	V_{SS}	V_E
PROGRAM VERIFY	V_{PG}	V_{REF}	V_{SS}	V_E
ERASE	V_{PG}	V_{REF}	V_{SS}	V_E
ERASE VERIFY	V_{PG}	V_{REF}	V_{SS}	V_E

TABLE 2 FIG. 26

(typical values)	READ	PROGRAM	PROGRAM VERIFY	ERASE	ERASE VERIFY
V_{PG}	V_{CC}	12V	$V_{CC} + \delta V$	V_{CC}	$V_{CC} - \delta V$
V_{CC}	5V	5V	5V	5V	5V
V_{PD}	V_{SS}	8V	8V	V_{SS}	V_{SS}
V_E	V_{SS}	V_{SS}	V_{SS}	20V	V_{SS}
unselected control gate	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}
unselected bit line	V_{REF}	V_{REF}	V_{REF}	V_{REF}	V_{REF}

$V_{SS} = 0V$, $V_{REF} = 1.5V$, $\delta V = 0.5V$ - 1V

TABLE 2 FIG. 27